EHW Approach to Temperature Compensation of Electronics by Stoica, Adrian
NASA Tech Briefs, April 2004 9
EHW Approach to Temperature Compensation of Electronics
Circuits would be evolved to recover functionality lost in temperature excursions.
NASA’s Jet Propulsion Laboratory, Pasadena, California
Efforts are under way to apply the con-
cept of evolvable hardware (EHW) to com-
pensate for variations, with temperature, in
the operational characteristics of elec-
tronic circuits. To maintain the required
functionality of a given circuit at a temper-
ature above or below the nominal operat-
ing temperature for which the circuit was
originally designed, a new circuit would be
evolved; moreover, to obtain the required
functionality over a very wide temperature
range, there would be evolved a number of
circuits, each of which would satisfy the
performance requirements over a small
part of the total temperature range.
The basic concepts and some specific
implementations of EHW were described
in a number of previous NASA Tech Briefs
articles, namely, “Reconfigurable Arrays
of Transistors for Evolvable Hardware”
(NPO-20078), Vol. 25, No. 2 (February
2001), page 36; “Evolutionary Automated
Synthesis of Electronic Circuits” (NPO-
20535), Vol. 26, No. 7 (July 2002), page
37; “Designing Reconfigurable Antennas
Through Hardware Evolution” (NPO-
20666), Vol. 26, No. 7 (July 2002), page
38; “‘Morphing’ in Evolutionary Synthe-
sis of Electronic Circuits” (NPO-20837),
Vol. 26, No. 8 (August 2002), page 31;
“Mixtrinsic Evolutionary Synthesis of
Electronic Circuits” (NPO-20773) Vol.
26, No. 8 (August 2002), page 32; and
“Synthesis of Fuzzy-Logic Circuits in
Evolvable Hardware” (NPO-21095) Vol.
26, No. 11 (November 2002), page 38.
To recapitulate from the cited prior ar-
ticles: EHW is characterized as evolution-
ary in a quasi-genetic sense. The essence
of EHW is to construct and test a se-
quence of populations of circuits that
function as incrementally better solutions
of a given design problem through the se-
lective, repetitive connection and/or dis-
connection of capacitors, transistors, am-
plifiers, inverters, and/or other circuit
building blocks. The connection and dis-
connection can be effected by use of field-
programmable transistor arrays (FPTAs).
The evolution is guided by a search-and-
optimization algorithm (in particular, a
genetic algorithm) that operates in the
space of possible circuits to find a circuit
that exhibits an acceptably close approxi-
mation of the desired functionality. The
evolved circuits can be tested by mathe-
matical modeling (that is, computational
simulation) only, tested in real hardware,
or tested in combinations of computa-
tional simulation and real hardware.
In principle, the application of the
EHW concept to temperature compensa-
tion could be straightforward: If, for ex-
ample, a change in temperature were to
change the functionality of an EHW cir-
cuit such as to cause a measure of the
error in the functionality to exceed a
specified threshold, then the process
of evolutionary automated synthesis
could be resumed, possibly taking ac-
count of previous circuit configura-
tions in the population. The evolu-
tionary process would be stopped
once an evolved circuit performed
with an error below the threshold.
The application of the EHW concept
to temperature compensation has
been demonstrated in computational
simulations and in experiments on
real FPTAs at controlled tempera-
tures. In one set of computational sim-
ulations, an AND gate was evolved to
function at a temperature of 27 °C. As
shown in the upper part of the figure,
its response deteriorated as the tem-
perature was increased to 180 °C. The
evolutionary process was then begun
toward a new version of the circuit in
the hope of restoring the desired
AND-gate function at 180 °C. As
shown in the lower part of the figure,
the evolution yielded a close approxi-
mation of the desired result.
This work was done by Adrian Stoica of
Caltech for NASA’s Jet Propulsion Lab-
oratory. Further information is con-
tained in a TSP (see page 1).
NPO-21146
An AND Gate evolved for 27 °C gave a spurious response that increased as temperature was increased to 180
°C. A new AND gate was then evolved for 180 °C.
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